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Abstract— The decoupling of the capacitor voltage and 
inductor current has been shown to improve significantly the 
dynamics performance of voltage source inverters in isolated 
microgrids. However, still the computation and PWM delays 
limit the achievable bandwidth. A technique based on a lead 
compensator structure is proposed to overcome this limitation. It 
is shown how a widen bandwidth for the current loop with still 
well damped characteristics allows to enlarge the outer voltage 
loop bandwidth. These features are demanding requirements in 
high performance islanded applications. Discrete-time domain 
implementation issues of an anti-wind up scheme are discussed as 
well. In fact, algebraic loops can arise if the wrong discretization 
method is used making unfeasible the real-time implementation 
of digital controllers. Experimental tests in accordance with the 
standards for UPS systems verify the theoretical analysis. 
Index Terms— Control system analysis, current control, 
microgrids, power quality, voltage control 
I. INTRODUCTION 
HE design of voltage and current regulators for Voltage
Source Inverters (VSI) should aim to achieve good
performance during steady-state and transient conditions, 
which means allow the system to work with wide stability 
margins. Poor dynamics of these regulators is responsible for 
degraded performance of the overall control system, 
independently of outer loops with slower dynamics. Thus, 
effective control of voltage and current is mandatory to 
succeed in implementing the desired feature of each 
application. According to [1], it is desirable from any current 
or voltage regulator the following: i) to achieve zero steady-
state error; ii) accurately track the commanded reference 
during transients rejecting any disturbance; iii) have 
bandwidth as wider as possible; iv) compensate for low order 
harmonics. 
A possible design of voltage or current regulators employs 
a Proportional Resonant (PR) controller in the 𝛼𝛽 stationary 
reference frame. This structure is equivalent to two 
Proportional Integral (PI) controllers, one for the positive and 
the other for the negative sequence in the synchronous 
reference frame [2]. Independently of the controller structure 
the effect of delays and voltage coupling should be carefully 
considered in the design stage [3]. 
Even though substantial research has been done in systems 
with a strong electromotive force (e.g. grid connected and 
drives applications), the isolated microgrid structure has not 
been so far discussed in depth. In this context, as proved in a 
recent publication [4], the coupling between the capacitor 
voltage and inductor current in VSI with LC output filter 
degrades the dynamics of the inner regulators. 
The aim of this paper is to analyze the performance of 
voltage and current regulators for isolated microgrids during 
transient, with respect to the effect of voltage coupling 
between the inductor current and capacitor voltage as well as 
computation and PWM delays in their design. A control 
method based on a lead compensator structure is proposed in 
order to improve the dynamics performance of the current 
regulator. As a consequence, the bandwidth of the voltage 
regulator can be widen allowing to achieve a better system 
dynamics. Its design is based on the Nyquist criterion taking 
into account the previous design of the current loop. 
Moreover, discretization issues of an anti-wind up scheme for 
the voltage regulator based on the inverse of its control 
structure on a feedback path are analyzed. This technique 
allows to drive the states with bounded signals in any 
condition, i.e. also during demanding transients. This 
represents a major advantage compared to usual anti-wind up 
implementations, e.g. the frozen scheme [5]. Finally, the 
solutions proposed are verified experimentally according to 
the requirements imposed by IEC 62040 standard to 
Uninterruptible Power Supply (UPS) systems. 
II. SYSTEM DESCRIPTION
In isolated microgrids the VSI is implemented with an LC 
filter at its output. In general, it operates in voltage control 
mode with the capacitor voltage and inductor currents being 
the controlled states.  
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Fig. 1.  Block diagram of a three phase VSI with voltage and current loops 
In Fig. 1 the block diagram including a three-phase inverter 
with its regulators is presented. The aim of the inner current 
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loop is to track the commands from the outer voltage loop and 
to ensure fast dynamic disturbance rejection within its 
bandwidth [4]-[7]. 
The simplified block diagram of the closed-loop system is 
shown in Fig. 2, where 𝑽𝑐𝛼𝛽
∗  and 𝑰𝐿𝛼𝛽
∗  are the reference 
voltage and current vectors and 𝑰𝑜𝛼𝛽  is the output current 
vector, which acts as a disturbance to the system. 𝐺𝑖(𝑧) and 
𝐺𝑣(𝑧) represent the current and voltage regulators transfer 
functions (TF) in the discrete-time domain. There is one 
sample computational delay due to the implemented regular 
sample symmetrical PWM strategy [8]. 𝐺𝑑𝑒𝑐(𝑧) is the TF 
related to the decoupling of the cross-coupling states, designed 
to compensate for the system delay within the current 
controller bandwidth. 
-
Gi(z)  z
-1
R
1
s
1
Lf
+ ILab
Ioab
+
- 1
s
1
Cf
VCab
-
ILab +
-
*
Gv(z)
VCab
*
+
-
Gdec(z)
+
+
Regulators Physical Plant
 decoupling Ts
L
A
T
C
H
delay
Viab
 
Fig. 2.  Simplified block diagram of the closed-loop system 
 
III. CURRENT REGULATOR DESIGN 
The proportional gain 𝑘𝑝𝐼 of the current regulator is selected 
to achieve the desired bandwidth (𝑓𝑏𝑤), which has to be much 
wider than the outer loops [9]. No resonant filters are needed. 
In fact, using just simple proportional based structures allows 
to enlarge the bandwidth with practical small bad effects on 
the average error. However, as 𝑘𝑝𝐼 is increased the steady-
state error reduces significantly. 
The physical and control parameters used both in the 
simulation and in laboratory tests are presented in Table I and 
Table II. 
TABLE I 
SYSTEM PARAMETERS 
Parameter Value 
Switching frequency 𝑓𝑠 = 10 𝑘𝐻𝑧 
Filter inductance 𝐿𝑓 = 1.8 𝑚𝐻 
Filter capacitor 𝐶𝑓 = 27 µ𝐹 
Inductor ESR 𝑅 = 0.1 𝛺 
Linear load  𝑅𝑙 = 68 𝛺 
Nonlinear load 
𝐶𝑁𝐿 = 235 µ𝐹 
𝑅𝑁𝐿 = 184 𝛺 
𝐿𝑁𝐿 = 0.084 𝑚𝐻 
 
TABLE II 
CURRENT REGULATOR PARAMETERS 
Parameter Value 
Proportional gain w/o lead  𝑘𝑝𝐼 = 6.42 
Proportional and lead gains 
@ωn = 4000π rad/s 
{
𝑘𝑝𝐼 = 11.56
𝑘𝐿 = 0.475
 
Proportional and lead gains 
@ωn = 6000π rad/s 
{
𝑘𝑝𝐼 = 16.82
𝑘𝐿 = 0.868
 
 
As voltage decoupling is performed, higher damping is 
achieved with less overshoot for a given bandwidth. 
Moreover, the system becomes not dependent on the load 
impedance and almost zero steady-state error can be achieved 
even with a simple P controller [4]. For this reason, the design 
of the current controller is based on the decoupled system. As 
a first approximation and ease of design, the decoupling of the 
capacitor voltage is considered to be ideal. This means 
𝐺𝑑𝑒𝑐(𝑧) is supposed to be designed such that computation and 
PWM delays are compensated for on the decoupling path. A 
simple P controller and a RL load modelled in the discrete-
time domain are considered [10], as shown in the block 
diagram of Fig. 3. This simplified model of the physical plant 
can be used because, decoupling ideally the controlled states, 
determines no dependence on the load. 
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Fig. 3.  Model of a RL load including the lag introduced by PWM update, with 
time constant τp = Lf/Rf 
The closed-loop TF of the inner current loop system in Fig. 
3 is: 
𝐼(𝑧)
𝐼∗(𝑧)
=
𝑘𝑝𝐼𝑏
𝑧2 − 𝑎𝑧 + 𝑘𝑝𝐼𝑏
, 
(1) 
where 𝑏 = (1 − 𝑒−𝑇𝑠/𝜏𝑝)/𝑅; 𝑎 = 𝑒−𝑇𝑠/𝜏𝑝 .  
For the system parameters in Table I, the root locus is 
shown in Fig. 4. It can be stated that, because of the delay, 
there is a limitation in the gain to achieve a system with 
enough damping. There are two poles and just one variable 
(𝑘𝑝𝐼) that can change their locations. It is clear that it is not 
possible to place the roots at any desired location. The 
designed gain to achieve a damping of 𝜉 = 0.707 is 𝑘𝑝𝐼 =
6.09, as presented in Table II. 
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Fig. 4.  Root locus of RL load including the lag introduced by PWM update 
To increase the system bandwidth and still achieve a 
reasonable damped closed-loop system, it is possible to design 
a lead compensator as shown in Fig. 5, also referred to as 
‘Delay prediction and Feedback’ [5]. 
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Fig. 5.  Model of RL load including the lag introduced by PWM update, with 
the model of the lead compensator 𝐺𝐿(𝑧) = 1/(1 + 𝑘𝐿𝑧
−1) 
The closed-loop TF becomes 
 
𝐼(𝑧)
𝐼∗(𝑧)
=
𝑘𝑝𝐼𝑏
(𝑧 + 𝑘𝐿)(𝑧 − 𝑎) + 𝑘𝑝𝐼𝑏
. 
(2) 
The poles of this TF must satisfy the following relationship 
𝑧2 − (𝑝1 + 𝑝2)𝑧 + 𝑝1𝑝2
= 𝑧2 + (𝑘𝐿 − 𝑎)𝑧 − 𝑘𝐿𝑎 + 𝑘𝑝𝐼𝑏, 
(3) 
where 𝑝1 , 𝑝2 are the desired pole locations, defined as 
𝑝1,2 = 𝑒
−𝜉𝜔𝑛𝑇𝑠[cos (𝜔𝑑𝑇𝑠) ± 𝑗𝑠𝑖𝑛(𝜔𝑑𝑇𝑠)],    𝜔𝑑 = 𝜔𝑛√1 − 𝜉
2 
Solving the system leads to 
{
𝑘𝐿 = 𝑎 − (𝑝1 + 𝑝2)
𝑘𝑝𝐼 = (𝑝1𝑝2 + 𝑘𝐿𝑎)/𝑏.
 
(4) 
For the case 𝜔𝑛 = 2𝜋2000 𝑟𝑎𝑑/𝑠 and 𝜉 = 0.707, the poles 
are located at 𝑝1,2 = 0.2595 ± 𝑗0.3171. The controller and 
lead compensator gains for two natural frequencies are also 
presented in Table II. The resulted root locus with the lead 
compensator 𝑘𝐿 = 0.475 is shown in Fig. 6. The poles 
location is more on the left compared to the previous case, 
which means the system is faster. Therefore, the proposed 
technique provides a higher bandwidth for the same damping 
factor. 
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Fig. 6.  Root locus of RL load including the lag introduced by PWM update, 
with the lead compensator and 𝑘𝐿 = 0.475 
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Fig. 7.  Root locus of RL load including the lag introduced by PWM update, 
with the lead compensator and 𝑘𝐿 = 0.868 
The system is even faster when the controller is designed for 
a wider bandwidth, e.g. 𝜔𝑛 = 2𝜋3000 𝑟𝑎𝑑/𝑠 and 𝜉 = 0.707. 
In this case, solving the system of equations in (4) gives 
𝑘𝐿 = 0.868 and 𝑘𝑝𝐼 = 16.82. The root locus for 𝑘𝐿 = 0.868 
shows the closed-loop poles are located at 𝑝1,2 = 0.0632 ±
𝑗0.254 (see Fig. 8). 
A key observation is that the system with the lead 
compensator is much more damped around the desired 
bandwidth, as can be seen in Fig. 8. 
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Fig. 8.  Frequency response analysis with and w/o lead compensator, 𝑘𝐿 =
0.475 
The sensitivity to changes in the physical plant parameters, 
i.e. the filter inductor 𝐿𝑓 and its equivalent series resistance 𝑅, 
is investigated (see Table I for the nominal values). The 
system is less sensitive to variation of 𝑅 (see Fig. 9) than to 
changes in 𝐿𝑓. The eigenvalue migration as the inductance 
value changes is shown in Fig. 10. 
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Fig. 9.  Eigenvalue migration as a function of variation in 𝑅𝑟𝑎𝑡𝑒𝑑 = 0.1 𝛺 →
𝑅 = 2 𝛺 
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Fig. 10.  Eigenvalue migration as a function of variation in 𝐿 = 0.9 𝑚𝐻 →
𝐿𝑟𝑎𝑡𝑒𝑑 = 1.8 𝑚𝐻 
IV. VOLTAGE REGULATOR DESIGN 
The voltage regulator is based on PR controllers with a lead 
compensator structure 
𝐺𝑣(𝑠) = 𝑘𝑝𝑉 + ∑ 𝑘𝑖𝑉,ℎ
ℎ=1,5,7
𝑠 cos(𝜑ℎ) − ℎ𝜔1sin (𝜑ℎ)
𝑠2 + (ℎ𝜔1)
2
. (5) 
The proportional gain 𝑘𝑝𝑉 determines the bandwidth of the 
voltage regulator, and is designed for a bandwidth around 300 
Hz. It is possible to achieve such a wide bandwidth because 
the inner current loop bandwidth can be increased by means of 
the lead compensator structure. 
 
The lead angles at each harmonic frequency are set such that 
the trajectories of the open loop system on the Nyquist 
diagram, with the PR regulators at fundamental, 5
th
 and 7
th
 
harmonics, guarantee a sensitivity peak 𝜂 higher than a 
threshold value [4]. In this work the threshold has been set to 
𝜂 = 0.6 at no-load condition. After calculating the phase-lead 
angles, the fundamental resonant gain 𝑘𝑖𝑉,1 is selected in order 
to have a fast response to changes in the fundamental 
component. According to the methodology presented in [4], 
(5) can be rewritten just for the resonant controller at 
fundamental, leading to the second-order system 
𝐺𝑣(𝑠) = 𝑘𝑝𝑉
𝑠2 +
𝑘𝑖𝑉,1
𝑘𝑝𝑉
cos(𝜑1)𝑠 + [𝜔1
2 −
𝑘𝑖𝑉,1
𝑘𝑝𝑉
ω1sin (𝜑1)]
𝑠2 + 𝜔1
2 . 
(6) 
The pair of zeros of the PR controller in (6) are then moved 
as furthest as possible from the right half plane. This 
corresponds to the critically damped solution of the numerator 
equation, such that the pair of zeros of 𝐺𝑣(𝑠) are coincident. 
This corresponds to design 𝑘𝑖𝑉,1 according to 
𝑘𝑖𝑉,1 ≥ 𝐾
2𝑘𝑝𝑉ƺ𝑐𝑟𝑖𝑡𝜔1
cos(𝜑1)
, (7) 
where the lower bound of the inequality refers to 𝐾 = 1, 
with the damping factor ƺ𝑐𝑟𝑖𝑡 = 1. For the lead angle at 
fundamental frequency 𝜑1 = 3.3°, the gain is 𝑘𝑖𝑉,1 = 53.5. 
The upper bound is set by 𝑘𝑖𝑉,1 values which do not 
significantly degrade the relative stability of the closed-loop 
system. 
The harmonic resonant gains are selected to fulfill the 
requirements set by the IEC 62040 standard for UPS systems 
(see Table III). 
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Fig. 11.  Nyquist diagram of the system at no-load condition (command 
tracking of the reference voltage) 
 
In Fig. 11 the Nyquist diagram of the system in Fig. 2 with 
the parameters of Table II is shown. The sensitivity peak is 
almost equal to 0.8 at no-load condition with all the harmonic 
resonators activated. It must be noted the harmonic resonators 
at 5
th
 and 7
th
 do not intersect the unit circle since the voltage 
loop bandwidth is set much higher than the highest harmonic 
order resonant filter. 
TABLE III 
VOLTAGE REGULATOR PARAMETERS 
Parameter Value 
Proportional gain 𝑘𝑝𝑉 = 0.085 
Integral gain @50Hz 𝑘𝑖𝑉 = 53.5 
Integral gain @250Hz 𝑘𝑖𝑉ℎ5 = 15 
Integral gain @350Hz 𝑘𝑖𝑉ℎ7 = 15 
 
I. ANTI-WIND UP DESIGN 
A discrete anti-wind up scheme must be implemented to 
avoid the saturation of the integral term in the voltage 
regulator. No anti-wind up scheme is needed for the current 
loop since a P controller is used as regulator. The anti-wind up 
scheme is shown in Fig. 12. 
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Fig. 12.  Anti-wind up scheme based on [11] 
According to [11], the controller 𝐶(𝑠) should be: i) 
biproper, i.e. zero relative degree between the TF numerator 
and denominator; and ii) minimum phase. If this is the case, 
the controller can be split into a direct feedthrough term (𝐶∞) 
and a strictly proper transfer function 𝐶̅(𝑠) 
𝐶(𝑠) = 𝐶∞ + 𝐶̅(𝑠). (8) 
For the particular case of an ideal PR controller 
𝐶∞ = 𝑘𝑝𝑉;        𝐶̅(𝑠) = 𝑘𝑖𝑉
𝑠
𝑠2 + 𝜔𝑜
2
  
𝐶(𝑠) = 𝑘𝑝𝑉 + 𝑘𝑖𝑉
𝑠
𝑠2 + 𝜔𝑜
2
 (9) 
In normal operation (𝑢𝑚𝑖𝑛 < ?̂?(𝑡) < 𝑢𝑚𝑎𝑥), the closed-loop 
TF (within the dotted line in Fig. 12) is equal to 𝐶(𝑠). During 
saturation the input to the controller states is bounded. 
As the anti-wind up scheme is implemented in the discrete-
time domain, interesting issues arise. In general, the discrete-
time implementation of the feedback path in normal operation 
(without the saturation block) takes the form in Fig. 13. If 
𝑏0 ≠ 0, an algebraic loop arises. This is directly related to the 
discretization method used for 𝐶̅(𝑠). 
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Fig. 13.  Anti-wind up implementation in the discrete-time domain during 
normal operation 
A possibility to avoid the algebraic loop can be to use as 
discretization methods Zero-Order Hold (ZOH), Forward 
Euler (FE) or Zero-Pole Matching (ZPM), which assure 
𝑏0 = 0. However, the performance of the voltage controller is 
degraded if FE is used as discretization method [12] (zero 
steady-state error is not achieved). This can be seen in Fig. 14, 
 
where the frequency response of the controller discretized 
with these methods is shown. The gain at resonant frequency 
is no more infinite if FE is used as discretization method. 
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Fig. 14.  Frequency response of the resonant controller using ZOH, ZPM and 
FE 
II. EXPERIMENTAL RESULTS 
The power system of Fig. 1 was tested to check the 
theoretical analysis presented. For this purpose, a low scale 
test-bed has been built using a Danfoss 2.2 kW converter, 
driven by a dSpace DS1006 platform. The LC filter 
parameters and operational information are presented in Table 
I. In all the tests voltage decoupling is performed as shown in 
Fig. 2. 
A. Current regulator tests 
In order to compare the proportional gain with/without lead 
compensator schemes in terms of dynamic response, a step 
change of the inductor current is performed. In order to achieve 
approximately zero steady-state error with different control 
structures, the reference is multiplied by a constant (𝐼𝑟𝑒𝑓𝑔𝑎𝑖𝑛), 
which is equivalent to multiply by a gain the closed-loop TF of 
the inductor current. It should be noted that the dynamics of the 
system with the current loop only, i.e. voltage loop disabled 
and current reference generated manually, is not affected by 
this gain, which is also significantly lower as the bandwidth is 
widen. For the system with the proportional gain only (see Fig. 
3), the step response is degraded as 𝑘𝑝𝐼 is increased (see Fig. 
15 and Fig. 16). This result also shows that due to additional 
losses the setup has more damping than expected. In Fig. 17 
and Fig. 20 the step response is even less damped and more 
oscillatory for 𝑘𝑝𝐼 = 16.82. Nevertheless, it is clear that there 
is a limitation in bandwidth due to the system delay. 
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Fig. 15.  Step response – P controller: 𝒌𝒑𝑰 = 𝟏𝟏. 𝟓𝟔, reference (5 A/div), real 
(5 A/div) and inductor current error (5 A/div) (α-axis), time scale (4 ms/div) 
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Fig. 16.  Step response – P controller: 𝒌𝒑𝑰 = 𝟏𝟏. 𝟓𝟔, reference (5 A/div), real 
(5 A/div) and inductor current error (5 A/div) (α-axis), time scale (400 µs/div) 
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Fig. 17.  Step response – P controller: 𝒌𝒑𝑰 = 𝟏𝟔. 𝟖𝟐, reference (5 A/div), real 
(5 A/div) and inductor current error (5 A/div) (α-axis), time scale (4 ms/div) 
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Fig. 18.  Step response – P controller: 𝒌𝒑𝑰 = 𝟏𝟔. 𝟖𝟐, reference (5 A/div), real 
(5 A/div) and inductor current error (5 A/div) (α-axis), time scale (400 µs/div) 
If the control structure with a lead compensator is used (see 
Fig. 5), the bandwidth can be increased in comparison to the 
case with just the proportional controller for the same 𝑘𝑝𝐼 
value, without degrading the dynamic performance. The step 
response for 𝜔𝑛 = 4000𝜋 𝑟𝑎𝑑/𝑠, i.e. 𝑘𝑝𝐼 = 11.56, is less 
oscillatory, as shown in Fig. 19 and Fig. 20. As the 
proportional gain is designed to achieve 𝜔𝑛 = 6000𝜋 𝑟𝑎𝑑/𝑠, 
i.e. 𝑘𝑝𝐼 = 16.82 (see Fig. 21 and Fig. 22), the step response is 
more damped than the one in Fig. 17. 
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Fig. 19.  Step response – P controller with lead compensator: 𝒌𝒑𝑰 = 𝟏𝟏. 𝟓𝟔, 
𝒌𝑳 = 𝟎. 𝟒𝟕𝟓, reference (5 A/div), real (5 A/div) and inductor current error (5 
A/div) (α-axis), time scale (4 ms/div) 
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Fig. 20.  Step response – P controller with lead compensator: 𝒌𝒑𝑰 = 𝟏𝟔. 𝟖𝟐, 
𝒌𝑳 = 𝟎. 𝟖𝟔𝟖, reference (5 A/div), real (5 A/div) and inductor current error (5 
A/div) (α-axis), time scale (400 µs/div) 
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Fig. 21.  Step response – P controller with lead compensator: 𝒌𝒑𝑰 = 𝟏𝟏. 𝟓𝟔, 
𝒌𝑳 = 𝟎. 𝟒𝟕𝟓, reference (5 A/div), real (5 A/div) and inductor current error (5 
A/div) (α-axis), time scale (4 ms/div) 
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Fig. 22.  Step response – P controller with lead compensator: 𝒌𝒑𝑰 = 𝟏𝟔. 𝟖𝟐, 
𝒌𝑳 = 𝟎. 𝟖𝟔𝟖, reference (5 A/div), real (5 A/div) and inductor current error (5 
A/div) (α-axis), time scale (400 µs/div) 
B. Voltage regulator tests 
All the following results (Fig. 23 and Fig. 24) regarding the 
voltage loop are obtained with voltage decoupling, P controller 
as current regulator, lead compensator and the anti-wind up 
scheme proposed in the previous section. The parameters of the 
system are presented in Table I. In Fig. 23 a 100% linear step 
load change is shown. The results obtained are compared to the 
envelope of the voltage deviation 𝑣𝑑𝑒𝑣 as reported in the IEC 
62040 standard for UPS systems [see Fig. 24]. It can be seen 
that the system reaches steady-state in less than half a cycle 
after the load step change. The dynamic response is within the 
limits imposed by the standard. 
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Fig. 23.  Linear step load changing (0 – 100%): reference (200 V/div), real (200 
V/div) and capacitor voltage error (50 V/div) (α-axis), time scale (10 ms/div) 
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Fig. 24.  Linear step load changing (0 – 100%): Dynamic characteristics 
according to IEC 62040 standard for linear loads: overvoltage (𝒗𝒅𝒆𝒗 > 𝟎) and 
undervoltage (𝒗𝒅𝒆𝒗 < 𝟎) 
A diode bridge rectifier with an LC output filter supplying 
a resistive load is used as nonlinear load. Its parameters are 
presented in Table I. A 100% nonlinear step load change is 
performed with the harmonic compensators (HC) tuned at 5
th
 
and 7
th
 harmonics (see Fig. 25). The results are in accordance 
with the standard IEC 62040 even for linear loads, as can be 
seen in Fig. 26. 
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Fig. 25.  Nonlinear step load changing (0 – 100%): reference (200 V/div), real 
(200 V/div) and capacitor voltage error (50 V/div) (α-axis), time scale (10 
ms/div) 
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Fig. 26.  Nonlinear step load changing (0 – 100%): Dynamic characteristics 
according to IEC 62040 standard for linear loads: overvoltage (𝒗𝒅𝒆𝒗 > 𝟎) and 
undervoltage (𝒗𝒅𝒆𝒗 < 𝟎) 
The effects of the anti-wind up scheme are shown in Fig. 27 
and Fig. 28. As the anti-wind up scheme is implemented, a 
step change of the reference voltage results in a less 
oscillatory response. 
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Fig. 27.  Step response of the reference voltage: without anti-windup scheme, 
reference (200 V/div), real (200 V/div) and capacitor voltage error (50 V/div) 
(α-axis), time scale (10 ms/div) 
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Fig. 28.  Step response of the reference voltage: with anti-wind up scheme, 
reference (200 V/div), real (200 V/div) and capacitor voltage error (50 V/div) 
(α-axis), time scale (10 ms/div) 
III. CONCLUSIONS 
Recent approaches in the control of power converters 
working in islanding mode have proved that state-feedback 
decoupling permits to achieve better dynamic response. In this 
context, the proposed work investigates other design and 
implementation features related to the islanding microgrid 
application.  
 
Firstly, in order to enhance the current controller dynamics, 
a lead compensator is introduced in the current loop. Its 
feasibility to enhance bandwidth and damping has been 
shown. This improvement in the inner current control permits 
to increase the bandwidth of the voltage loop and include 
resonant controllers for steady-state harmonic rejection in 
presence of nonlinear loads. As the bandwidth of the voltage 
loop is increased, an anti-wind up scheme becomes even more 
important. The proposed design in the discrete-time domain 
avoids algebraic loops, which could arise depending on the 
discretization method. 
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